HN Books @HNBooksMonth

The best books of Hacker News.

Hacker News Comments on
Computer Organization and Design RISC-V Edition: The Hardware Software Interface (The Morgan Kaufmann Series in Computer Architecture and Design)

David A. Patterson, John L. Hennessy · 2 HN comments
HN Books has aggregated all Hacker News stories and comments that mention "Computer Organization and Design RISC-V Edition: The Hardware Software Interface (The Morgan Kaufmann Series in Computer Architecture and Design)" by David A. Patterson, John L. Hennessy.
View on Amazon [↗]
HN Books may receive an affiliate commission when you make purchases on sites after clicking through links on this page.
Amazon Summary
The new RISC V Edition of Computer Organization and Design features the RISC V open source instruction set architecture, the first open source architecture designed to be used in modern computing environments such as cloud computing, mobile devices, and other embedded systems. With the post PC era now upon us, Computer Organization and Design moves forward to explore this generational change with examples, exercises, and material highlighting the emergence of mobile computing and the Cloud. Updated content featuring tablet computers, Cloud infrastructure, and the x86 (cloud computing) and ARM (mobile computing devices) architectures is included. An online companion Web site provides advanced content for further study, appendices, glossary, references, and recommended reading. Features RISC V, the first such architecture designed to be used in modern computing environments, such as cloud computing, mobile devices, and other embedded systems Includes relevant examples, exercises, and material highlighting the emergence of mobile computing and the cloud.
HN Books Rankings

Hacker News Stories and Comments

All the comments and stories posted to Hacker News that reference this book.
Originally MIPS (or DLX) was the dominant architecture used for teaching computer architecture because the standard Computer Architecture textbook (by one of the main designers of MIPS, David Patterson [1] along with John L. Hennessy [2]) was used in most universities [3]. These two authors were basically the university-lead designers of the RISC philosophy. Patterson's team designed the RISC-I and RISC-II processors (Berkeley RISC [4]). Hennessy and his team designed the MIPS processors (Stanford MIPS [5]). This culmination eventually begot the RISC-V. So yeah, the RISC-V is now the dominant architecture used for teaching computer architecture as they now use RISC-V to teach computer architecture with their latest book edition [6]. Also for more information on that, read [7].

[1] https://en.wikipedia.org/wiki/David_Patterson_(computer_scie...

[2] https://en.wikipedia.org/wiki/John_L._Hennessy

[3] https://www.amazon.com/Computer-Architecture-Quantitative-Jo...

[4] https://en.wikipedia.org/wiki/Berkeley_RISC

[5] https://en.wikipedia.org/wiki/Stanford_MIPS

[6] https://www.amazon.com/Computer-Organization-Design-RISC-V-A...

[7] https://en.wikipedia.org/wiki/RISC-V#History

Maybe this book: Computer Organization and Design - RISC-V Edition ? On Amazon: https://www.amazon.co.uk/Computer-Organization-Design-RISC-V...
thethirdone
Thats probably a decent way to get into it if you don't mind the price tag. I have an older version that uses MIPS.

If the parent also isn't familiar with how CPUs and caching works and wants to learn that along with RISC-V assembly it is probably a good bet.

HN Books is an independent project and is not operated by Y Combinator or Amazon.com.
~ yaj@
;laksdfhjdhksalkfj more things
yahnd.com ~ Privacy Policy ~
Lorem ipsum dolor sit amet, consectetur adipisicing elit, sed do eiusmod tempor incididunt ut labore et dolore magna aliqua. Ut enim ad minim veniam, quis nostrud exercitation ullamco laboris nisi ut aliquip ex ea commodo consequat. Duis aute irure dolor in reprehenderit in voluptate velit esse cillum dolore eu fugiat nulla pariatur. Excepteur sint occaecat cupidatat non proident, sunt in culpa qui officia deserunt mollit anim id est laborum.